ABSTRACT Fractional calculus is finding increased usage in the modeling and control of nonlinear systems with the enhanced robustness. However, from the implementation perspectives, the simultaneous modeling of the systems and the design of controllers with fractional-order operators can bring additional advantages. In this paper, a fractional order model of a nonlinear system along with its controller design and its implementation on a field programmable gate array (FPGA) is undertaken as a case study. Overall, three variants of the controllers are designed, including classical sliding mode controller, fractional controller for an integer model of the plant, and a fractional controller for a fractional model of the plant (FCFP). A high-level synthesis approach is used to map all the variants of the controllers on FPGA. The integro-differential fractional operators are realized with infinite impulse response filters architecturally implemented as cascaded secondorder sections to withstand quantization effects introduced by fixed-point computations necessary for FPGA implementations. The experimental results demonstrate that the fractional order sliding mode controllerbased on fractional order plant (FCFP) exhibits reduced dynamics in sense of fractional integration and differentials. It is further verified that the FCFP is as robust as the classical sliding mode with comparable performance and computational resources.
I. INTRODUCTION
Fractional calculus is an emerging mathematical field which finds interesting applications in system models and control. The combination of the fractional operators with the integer order systems are advantageous due to the enhanced closed loop performance and robustness [1] , [2] .
The fractional order controllers are proven to have the ability in outperforming the integer order controllers in all aspect. With more degree of freedom, the fractional order controllers exhibit better transient response and enhanced robustness to the uncertainties. [3] , [4] Moreover fractional order controllers are more robust to the measurement noise and with minimum chattering in the control signal [4] . It is a common practice to derive fractional order controllers based on integer order system models. The authors in the references [4] , [5] , [29] have proposed fractional order controllers based on integer order nonlinear system models and showed that the fractional order controllers outperform the conventional integer order control system.
The physical phenomena can be realistically modeled with fractional order dynamics [6] , [7] . The authors of [6] , [7] proved that the dynamic response of the approximated fractional order models representing a physical phenomenon is nearly equivalent to their integer order models. Similarly the anomalous diffusion phenomenon in nonhomogeneous media is modeled using fractional calculus [8] . Some other examples of fractional order modeling applications include fractance, fractional impedance [9] , heat conduction [10] , biology [11] , [12] , fractional transforms [30] - [32] , fractional RC circuits [12] , [33] , [34] and non-integer finance systems [13] . Some researchers have utilized fractional order models for the formulation of fractional order controllers. The authors of [14] - [19] proposed fractional order controllers based on the fractional order system models that include the industrial process, servos and physical phenomena. It has been proved in the above cited work that the control performance of the fractional controllers that are derived based on the fractional models are comparable to the fractional controllers that are formulated based on the conventional integer order systems.
However, from the implementation point of view the fractional controllers utilize more resources as compared to the integer order controllers [20] - [23] . This overhead is introduced by the inclusion of fractional operators in the controller implementation. Minimizing the number of the fractional operators required for controller realization will not only reduce the hardware complexity but also the power consumption due to reduced system dynamics. This paper leverages the degree of freedom offered by the fractional modeling of the plant to optimize the hardware resources by deriving a novel reduced order fractional controller. A model based high level synthesis methodology is used to implement the fractional order controllers using FPGA in the loop. Three variants of the controllers are designed for a well-known nonlinear system [25] . It includes a classical sliding mode control (ICIP), fractional order controller based on integer plant (FCIP) and fractional order controller based on fractional plant (FCFP) . The experimental results demonstrate that the FCFP controller has reduced area overhead, power and chattering with comparable robustness to FCIP and classical sliding mode.
II. CONTROLLER's FORMULATIONS
The formulation of the high performance control for nonlinear dynamic system is always a challenging task. This section is devoted to the integer and fractional order mathematical modeling aspect and fractional order controller's formulation.
A. FRACTIONAL ORDER CONTROLLER BASED ON INTEGER MODEL
Consider the nonlinear dynamic system of Eq. 1 [24] - [26] 
The nominal parameters of the above nonlinear system are defined as 
In Eq. 2 the terms involving represent the uncertainty in the parameter. The sum of all uncertainty terms is represented as
is a nonlinear function expressed as ϕ(t) = βx 1 (t)x 3 (t)/x 5 (t) [26] .
Assumption 1: System uncertainty is bounded such that 
Here D min and D max represent the upper and lower bounds of the sum term. The control objective of this article is to design a robust controller with bounded control signal V (t) such that the three states x 1 (t), x 2 (t), x 3 (t) are asymptotically zero i.e. x 1 (t) → 0; x 2 (t) → 0; x 3 (t) → 0 while the remaining two states arrive the respective equilibrium points such that x 4 (t) → x 4ref (t); x 5 (t) → x 5ref (t). Here x 5ref (t) represents a reference command input. To achieve the above goal, a fractional order sliding manifold is utilized to derive a fractional order controller. The proposed fractional order sliding manifold is given by
In Eq. (3) the error dynamics are expressed as: 
Using the error signals dynamics e(t) = x 4 (t) − 
From Eq. (5), the proposed control law is expressed as
In Eq. (6) the term k d represents the discontinuous control gain. All other parameters of Eq. (6) have been defined in section IIA.
Remark 1: The discontinuous control V d contains a fractional integrator applied to the signum function. This concept is already verified by the authors of reference [17] . 
Proof 1: To prove the stability of the proposed controller, the Lyapunov candidate function is V L = 0.5S(t) 2 . Moreover, the following inequality holds [27] 
Here τ is a positive constant. By applying the fractional operator D α to the Lyapunov function V L one obtains
Using Eq. (7), the Eq. (8) is upper bounded as;
D α S(t) is explicitly calculated by using Eqs. (5), (6) and (9) as following
The discontinuous gain k d is chosen such that the following criterion is satisfied:
The single loop controller will only cancel the uncertain terms ofẋ 4 (t). Based on Assumption 2, the remaining uncertain dynamics of the statesẋ 1 (t),ẋ 2 (t),ẋ 3 (t) can degrade control performance of the closed loop system. To guarantee the reaching condition of the sliding surface and to preserve the robustness of the single loop controller, the discontinuous gain is chosen as
Since the last three terms of Eq. (11) are already negative, so the discontinuous gain k d > |τ |. Hence, then it is shown using the Eq. (11) that the fractional derivative of Lyapunov function is still less than zero, i.e. D α V L ≤ 0, which means that reaching condition of sliding surface is satisfied and S(t) = 0.
B. FRACTIONAL ORDER CONTROLLERS BASED ON FRACTIONAL ORDER MODEL
The nonlinear model presented in Eq. (1) is integer order. After replacing the integer order derivative with the fractional order the resultant system is represented as:
Remark 2: Assumption 1 and 2 also hold for Eq. (12)
Here the error dynamics are expressed as e(t) = x 4 (t) − x 5ref (t),ė(t) =ẋ 4 (t)−ẋ 5ref (t). The analogous fractional order sliding manifold of Eq. (3) is given as
Eq. (13) is analogous to Eq. (3) in the fractional order sense. Applying D α to Eq. 13 one obtains
The proposed control law is derived from Eq. 14 as;
The control law given in Eq. (15) is analogous to the expression (6) but in the fractional order sense. Here k d represents the discontinuous control gain and c 1 is the sliding surface constant. The rest of the parameters are already defined in the previous section. A disadvantage of the control law presented in Eq. (15) is in the form of large fractional order dynamics i.e. in the form of D −2α and D 2α . Since the controller is formulated based on the fractional order model of the system, so the large fractional order dynamics in the model will lead to large fractional orders in the control law correspondingly. In contrast to the above the control law of expression (6) is derived based on the integer order model so the selection of lower fractional orders for the controller is not restricted. To deal with the above mentioned problem, an analogous reduced dynamics based fractional order sliding mode manifold is proposed as
After applying D α to Eq. 16 one obtains
The new control law with reduced dynamics is derived as;
Remark 3: The fractional order control law given in Eq. (18) is of the reduced fractional order dynamics as compared to that given in expression (15) . The control law of Eq. (18) with reduced dynamics contains only a fractional derivative and an integral while the control law of Eq. (15) consists of a fractional derivative, fractional integral and a fractional integral of double fractional order. From practical implementations point of view, the control law of Eq. (18) will require fewer computations as compared to the one given in expression (15) . The fractional order dynamics of the control law given in the expression (15) is always the same as to that of the fractional order model. Another disadvantage of the control law given in the expression (15) 
Proof 2: To prove the stability of the proposed controller given in Eq. (18), the Lyapunov candidate function is V L = 0.5S(t) 2 . By solving Eqs (17), (18) and (12) one obtains
To choose the discontinuous gain we use the similar concepts to that presented in Theorem 1. The discontinuous gain must
With D α V L ≤ 0, this meaning that reaching condition of the sliding surface is satisfied and S(t) = 0. The discontinuous control V d of the expression (18) contains a fractional integrator. Since the fractional integrator acts as a low pass filter so the chattering phenomena will minimize. Chattering phenomena can be eliminated by using sat(.) function instead of the signum function.
III. DIGITAL IMPLEMENTATION OF FRACTIONAL OPERATORS
The digital realization of the fractional order integrals and differential operators requires careful considerations in the discretization and numerical representation phases. First, the fractional order operators are derived using the Oustaloup method [28] for a specified bandwidth. This method is used to design the fractional order differential and integrals by controlling the α-parameter bounded in the range 0 to 1. The reduced z-domain polynomial form is a summation of a constant and a proper fraction representation of the transfer function which does not cause any numerical issues for the solvers. Then, the z-domain coefficients are used for realization of a discrete infinite impulse response filter that has similar behavior in the corresponding band to that of the fractional operator discussed above. To reduce the sensitivity of the filter to numerical representation and quantization perturbations, the cascaded direct form I second-order sections of biquad filter is adopted as hardware architecture. Table 1 shows the corresponding coefficients for the IIR filter. It can be noted that the range is now limited from −2 to +2 compared to the wide variation in range and the precision of numerators and denominator coefficients in the s/z-domains. The results of passing a sinusoid through the fractional operator implemented in continuous, discrete and digital domain are shown in Fig. 1 . 
IV. EXPERIMENTAL SETUP AND RESULTS
This section presents the details of the software and hardware implementations of the proposed controllers. The overall model is first designed in software using MATLAB's Simulink using the floating point arithmetic. After the software verification, the design is mapped onto FPGA for hardware validation. The employed FPGA platform is based on the latest 28 nm 7 series Artix-7 FPGA embedded in a Nexus 4 development board. For hardware validation, the plant model runs in the Simulink environment while the controllers run on the FPGA platform connected with the host PC through 10/100 Mbps Ethernet cable for bi-directional communication. On the PC side, the Simulink environment is responsible for controlling the simulation parameters and data transfer mechanism while on the FPGA side the Ethernet PHY chip is connected through a Reduced Media Independent Interface (RMII) to Medium Access Layer (MAC). The MAC layer in our case is our controller logic wrapped into communication layers confirming to RMII interface as shown in Fig 2. Several signals of interest are shown in this figure including the ETH_TXD and ETH_RXD representing the transmit data and receive data signals each two bit wide. The host PC sends and receives two-bit data through the PHY layer which operates on a 50 MHz while the RMII Bridge accumulates this data and communicates back and forth with 8-bit data to the design represented by FPGA in the Loop (FIL) core both operating at 25 MHz The actual controller design embedded inside the FILcore operates on a clock of 10 MHz Thus, the overall design is a multi-clock system imposing strict constraints on timing and synchronization.
From design and implementation standpoint, first a continuous time s-domain model is developed and then discretized to z-domain. The discrete model uses the fractional operators realized with infinite impulse response filters as discussed in section III. As the controllers are to be mapped onto FPGA, they are converted to fixed-point numeric format using the built in fixed point tool leaving out the plant to operate on the default floating point numeric format. The resultant fixedpoint model is simulated and compared with the floating point simulations to calculate the error due to the quantization effects. This process is iterated several times to have an error within acceptable margins. The trade-off here is between the precision and accuracy of the results against the hardware complexity. Increasing the number of bits increases the accuracy and precision but also increases FPGA resource consumption. The fixed-point model is further adapted to adhere to the hardware mapping and HDL code generation by using HDL supported Simulink blocks. The HDL coder has built-in options for several optimizations during code generation process and has the capabilities to auto-annotate critical paths in the Simulink model, which then, can be manually optimized for timings. Similarly, area optimization can be accomplished with macro blocks like DSP48s or by sharing operators.
After a synthesizable code is generated, the HDL verifier tool is used which generates the corresponding wrappers and communication commands processing cores. This highlevel synthesis and rapid prototyping approach allows quick design modifications and design-space explorations seamlessly relieving the designer from the painful process of manual HDL design. Instead, the critical design parts can be manually implemented and optimized for the desired goals. Following this methodology, several controllers are mapped onto the FPGA platform and their behavior, resources, execution times control and signal errors are compared which are presented in the following sub-sections. The resource variation is evident in the slice registers and slice LUTs which are the main resources for logic implementation. The number of slice LUTs and FFs utilized by each controller is good matrix for comparison and is the one that is applicable across a range of different device families as state-of-the-art FPGAs are widely based on 6-LUT slice architecture. From the device utilization chart given in Fig 3, it is evident that the fractional controller integer plant (FCIP) is the most resource consuming design taking 44% LUTs and almost 3% slice flip-flops using 33 bits fixed point representation. The Integer Controller and Integer Plant (ICIP) are considered as the baseline for comparison and it is realized in 22-bit fixed point numeric format. The integer controller integer plant takes the least resources almost 7% LUTs and 2% flip-flops while the fractional controller fractional plant takes 20% LUTs and 2% flip-flops using 22-bit fixed point representation. Further details and comparsion about the utilized resources for each variant of the controller are tabulated in Table 2 . The degree of freedom offered by the fractional modeling of plant to the controller reflects in the area consumption due to the reduced computational complexity. It is worth mentioning that the results are obtained without any manual or automatic optimization procedure employed which can in term result in resource savings further.
Remark 1: To have acceptable results in case of FCIP controller, the minimum fixed point bits' representation is chosen as 33. Below 33 bits the results of the FCIP controller are not realistic.

A. POWER CONSUMPTION
The post-implementation power consumption statistics generated with Vivado power estimator of the three controllers are presented in Figure 4 and Table 3 . These results are obtained with the switching activity settings of 12.5 as toggling rate and 0.5 as the static probability. The percentage breakdown of the power consumption on the axis of its internal hardware components and into static and dynamic components is shown in Figure 4 . The device static power consumption remains the same for all the three controllers; however, the dynamic power consumption varies according to the complexities on the controllers. It can be noted that the MMCM, Block RAMs, and I/Os are consuming the same amount of power as these resource is unchanged. However, the signals and logic power consumption greatly varies following the same trends as that of the area resource consumption. From Figure 7 , it is clear that the FCIP design is consuming almost double the power consumption of FCFP design which is consuming two times the power consumption of ICIP design. These figures are based on the signal and logic power consumption components of each controller. Thus the FCFP controller has a reduced the power consumption as well as the areas resources by half while maintaining the same system dynamics as will be shown in the control and signal errors section.
B. CONTROL AND SIGNAL ERRORS
This section is devoted to the comparison of the control performance and robustness property for all the three variants. The parameters of the pant and controllers are tabulated in Table 4 and 5. From the experimental results presented in section 1V, it is concluded that the fractional order controller with 22 bits' realization (FCFP) utilize less resources as compared to the first case i.e. fractional controller with 33 bits (FCIP). As it is proved from the literature survey that the classical sliding mode controller is robust to the matched uncertainties but its major disadvantage is the high frequency chattering. So the classical sliding mode controller is treated as benchmark case for comparing the robustness property for the other two cases. Similarly, the state x2 converges to zero at t = 14 days using classical sliding mode control (ICIP), at t = 15 days using fractional order control (FCIP-33 bits) and at t = 17.5 days using fractional order controller implemented with FCFP-22 bits. Near similar behavior can be observed from Fig. 8 showing the convergence time of state x3. The convergence times of the states using fractional order controller implemented with FCFP-22 bits are comparable with the classical sliding mode control (ICIP) which is a benchmark to evaluate the convergence property. Fig 9 compares the experimental results of the control signals for all the three variants of the controllers. It is noticeable that the classical sliding mode control (ICIP) offers maximum chattering while the fractional order controllers exhibits chattering with smaller magnitude. The main reason of the reduced chattering in the fractional order controllers of expression (15) and (18) is the existence of the fractional integrator across the discontinuous signum function. For digital implementations of the algorithms an important aspect is to analysis the errors generated due to fixed point representation of the signals.
A comparative analysis of the fixed point implementation errors generated in the control signals is shown in Fig. 10, 11 and 12 . The error signals represent the amplitude difference of the control signal between floating point and fixed point representation. From the comparative results presented in Fig. 10, 11 and 12 , it is noted that fractional order controller with 22 bits (FCFP) implementation have small error as compared to the other two cases. Another important aspect of the performance measurement for the implanted controllers is the chattering phenomenon. The experimental results presented in Fig. 10, 11 and 12 show that the fractional order controller with 22 bits (FCFP) implementation offers the least amount of chattering as compared to the other variants.
V. CONCLUSION
This article is focused on the implementation and computational resources study of the fractional order controllers. Three variants of the controllers are under consideration namely classical sliding mode controller (ICIP), fractional order controller-integer plant (FCIP) and fractional order controller-fractional plant (FCFP). From the results it has been explored that the fractional controller-fractional plant (FCFP) is computationally less expensive as compared to FCIP. Moreover, it is as robust as classical sliding mode controller with additional advantage of having reduced chattering. The future work will be focused on using highlevel synthesis based design-space exploration techniques for improving performance, area and power consumption along with minimizing quantization errors further. 
